Analog Devices

Evaluation Board For Ultra Fast Sige ECL Clock/Data Buffers
Warehouse № Lead time Qty Price
1 up to 3 wk. 918 pcs. By request

Technical characteristics

Main Purpose Timing, Clock Buffer / Driver / Receiver / Translator
Embedded No
Primary Attributes Dual 1 Input, 1 Output
Secondary Attributes ECL, LVPECL, PECL Output Logic
Supplied Contents Board

Unfortunately, our consultant can't answer you right now. Leave your E-mail address and your question and we will respond to you.